Abstract-Low-power photoreceivers based o n I n G a A s h P heterojunction bipolar transistors (HBTs) and p-i-n diodes foir highly-parallel optical data links have been designed, fabricated and characterized. The receivers are designed t o operate from 980 nm to over 1.3 pm and interface directly with 3.3 V CMOS. SPICE was utilized to investigate circuit topographies that minimize power dissipation while maintaining large signal operation required to interface directly with CMOS.
transmission line interconnects such as coplanar ribbon cables which limits the possible number 'of channels between mcxlules due to the relatively large connector size. Large iiumbers of chainels in a highly-parallel configuration are des& because each cha~inel mi cpxalte at the system clock rate to provide a high-throughput data link without the timing aid power penalties of multiplexing/de~nultiplexitig. Optical data link technologies promise high slyeed arid high density, but power consumption must be reduced if they are to be viable technolcgies for MCM high-density data links.
In this paper we report the design, fabrication and characterimtion of low-power. high-speed photoreceivers based 011 InGaAshnP HBT amplifiers arid InGaAs p-i-n detectors that are suitable for hHh free-space and guided-wave.
highly-parallel d m links [ 11. With SPICE simulations,  several circuit topologies were studied to realize low-power dissipation with large-signal operation suitable for directly driving high-speed 3.3 V CMOS devict:s/ASICs. The circuit is implemented in two-dimensional arrays of photoreceivers.
S Y S l E M KEQlUREMENTS
Highly-parallel, high-density data link technology would greatly benefit systems such as image correlation p r c x w " These systems are based on MCM technology where transfers of huge volumes of data between mcxlules limits the throughput. The ability to rapidly transfer digitized images between modules would permit real-time image correlation that is critical in many image recognition implementations. Of course gigabidstx data links could be used, but there is a time delay assodated with multiplexing/demultiplexitig operations aid a power penalty with the additicmal circuitry.
Free-space optical interccmwts would enable the realization of h u n w aid even thousands of data channels between vertically stacked MCMs. In addition, these links offer greater flexibility in module design sitice they are not c0nswai1ied to placement along the mcxlule periphery. Such a large number of parallel channels results in huge data throughput at a modest individual chari~iel bit rate. With such a highly-parallel interconnect system, the per chitiel power budgets must be low for both eleccuical and thermal considerations. Furthermore, long-wavelength (> 1.1 pm) data links are desired to eliminate the ti& for substrate via holes in silicoti-based MCMs which is a common substrate material.
An additional requirement fcx this data link is that it interfacm with 3.3 V CMOS devices/ASICs without a separate buffer or line driver. This further minimizes the timing penalty aid also minimizes valuable MCM area that is required for interconnect circuitry in conventional links. Propagation delays less than 1.5 1isec are required for this photorexeiver aid are defined as the time lapses relative to the optical emitter turn on/off aid when the output voltage level triggers a change in a CMOS logic. For a high-to-low transition. 1.4 V was the defined trigger level from a high to a low and 1.55 V corresponded to a low-to-high trigger level. The bitrate is limited by the CMOS circuitry which is 100 Mbits/sec in this application. Although the bit rate is only moderately high, the phowreceiver bandwidth must be high to achieve the fast rise and fall times specified for this system. As with any system, minimizing the number of rail voltages is an important consideration in this work, therefore, the photoreceiver 15 des~gned to operate with a single 3.3 V power supply.
A low-power optical &til link includes the total prwer dissipation in both the emitter-source aid photoreceiver. A study of receiver-power dissipation versus sensitivity versus emitter-source power was periimned to set the photo-receiver power specification. Increasing the photoreceiver power budget meant less p w e r was available for the emitter-source which meant higher receiver sensitivity was requirecl. Conversely. a lower receiver power budget meant higher optical power could be realized and lower photoreceiver sensitivity was acceptable. The study yielded the spificatioris that 10 mW could be dissipated in the photoreceiver when -0.5 mW of 980 nm light was incident on the detector.
CIkCL7'r AND DEVICE DESIGN
The circuit design is based 011 HBT transistors aid p-i-n detectors. The photodetector was chosen to be a m o wbaidgap InGrtAs p-i-n detector to reahze high sensitivity up to 1.5 pm excitation. To realize the high-current Cinve capability which is required to switch the CMOS load with subnaiosecond rise and fall times. and for fabricatitxi compatibility with the ItiGaAs detector. InP/ItiGaAs HBT amplifiers were chosen. A benefit to using HBTs amplifiers is the low input i m w i c e as compared to FET technology. The low impedarice results in rapid discharge of the p-i-n detector without a discharge resistor which lowers sensitivity.
Circuit prf'ormatice aid optimization was studied with sufficiently luw power dissipation could not be obtained with the casccde circuit. In all siniulations a 4 pF load was considered to simulate the load ut' the input of a typical 3.3 V CMOS gite/ASIC. The best peI?i)mice was obmned with the circuit shown in Fig. 2 . In this design the transistors operate in a switching mode. Transistors Q',, arid QdCii charge arxl discharge the 4 pF load respectively when individual bias conditions are switched by QSH , The photocurrent controls the bias of switch transistor Q,,. With photoexcitation. Q , is turned on by the photcxurrent which tunis off Qdrh. When Qdcb tunis off. resistor R,, strongly forward biases the baseemitter junction of Qcl, aid the load is switched from a low to a high. When the photocurrent becomes extinct, transistor Q,, turns off aid Qdch tunis on when R,,, strongly f w a r d biases the base-emitter junction of (Idch. In this conditicm, diode D is also strongly forward biased auld the load is rapidly discharged from a high to a low state through the dicxie arxl Qdin. The load voltage is the saturated Qch voltage plus the voltage drop across dicwle D. With a purely capacitive load, the voltage acruss D is small since the current is small arxl V,,, is roughly the saturated HBT voltage. The function of dicxle D is to limit the current through traisistor Qch when Q,, is turned on. With the base of Qch tied to the low side of diode D, the base-emitter junction of Qch is reverse biased to the forward bias voltage of dide D when Qdch is tunled on; the reverse bias condition of Qcb limits the collector curretit when a low state is transmitted.
Using SPICE values of resistors in the circuit shown in Fig. 2 were optimized for low-power dissipation atid highspeed switching. Other circuit parameters employed in the circuit modeling were a standard parallel-RC mcxiel for the p-i-n diode with 0.25 pF junction capac.itance which dominated the p-i-n response characteristics, a 4 pF load, arxl a current source for the photocurrent. The current s~urce characteristics included 0.5 nanosecond rise/fall times aid the peak response was varied from 100 yA to 500 PA.
Optimization of circuit resistor values resulted in ai ultra-low power photoreceiver design. Resistor R,, was included in the circuit design to achieve a sufficiently fast high to low transition. By x k h g R,, in parallel with the base-emitter junction of Qsw the p-i-n discharged faster and the transition from high to low was brought into specification. Fig. 2 . The low power dissipation results from exploiting the high speed of the HBTs. Power dissipation is govemed by quiescent current through the resistors. This is shown in a simplified aialysis of the circuit shown in Fig. 2 where the junction voltage is neglected. In a low-state Qdch is on ad most of the current from V,, is thrcugh Rch; the power dissipated is 5.4 mW. Similarly, in the high state most of the current is through Rdch and 3.6 mtW is dissipated. The avemge power required 1. 0 charge the 4 pF load is simply fC,,,V2 = 2.6 mW. The averaged sum is 7.1 mW which agrees well with the rigorous simulation result of 8.10 mW.
As shown the voltage swing is from 0.8 V in a low state to 2.6 V in a high state. This large swing is sufficient for directly interfacing with high-speed 3.3 V CMOS. In addition extremely short propagation delays are realized; the delay times, as defined earlier, are -1 nsec. The high-speed, large-signal operation with low power is possible with HBT circuits because of the high-current 'drive capability arid the low input impedarice of HBTs. Both of the properties permit subnaiosecond charging aid discharging of the 4 pF CMOS load. In the simulations, the peak current is 50 mA with >lmA for -0.7 nsec. The actual peak values are expected to be lower do to the idealized circuit components used in the simulations.
Extensive device modeling was performed to maximize p-i-n dewtor sensitivity aid HBT speed.
The two perfcmnance specifications were courpled because the basecollector junction of the HBT is utilized as the p-i-n detector. This processing scheme minimizes fabrication because the detector is fabricated for free when the HBT is prcmssed [4,S] .
Increasing the junction thickness increases the p-i-n collection efficiency but also delrtases the HBT speed because the collector transit time increases. An additional constraint of the junction thickness is that the circuit is powered by 3.3 V which must completely deplete the reversed biased dicxle to Transistors with 2.6 x 5.2 pa2 and 2.6 x 10.4 pm2 emitters are used in the circuit for QSw and both Qc,,/Qdch respectively. Non-alloyed Ti/Pr/Au contacts are used for emitter, base and 'collector contacts. The base contact is a self-aligned contact.
To achieve good control of undercut, a combination dry-wet etch is used for both emitter and base mesa etching while the collector mesa is all wet etched.
Both discrete devices and two-dimensional (2-D) arrays of photoreceivers were processed. Planarization was performed with Dow Chemical benzocyclobutene (BCB). Two-level metal interconnects were also possible using the BCB as the dielectric. Taritalum nitride resistors were used in the circuit fabrication. In addition to circuits, discrete devices were fabricated aid chardcteriwl to validate the device model used in the circuit modeling. A high-density, 2-D photoreceiver 4x4 array for free-space optical data links is shown in Fig. 5 .
Photoreceivers with various detector diameters were fabricated with SO pm dimeter p-i-n detectors determined to he optinnum for this application. All detectors ~I C on SO0 pm spacing. The figure shows that the technology is easily scaled to higher density which is possible due to the ultra-low power dissipation achieved with this design. circuit is designed to interf'ace directly with 3.3 V CMOS with a nominal input impedance dominated by a 4 pF gattt capacitance. All measured results shown are with a 3.3 V power supply. Fig. 6 shows the eye diagram of the photoreceiver driving a 4 pF load at the system bit rate of 100 Mbitskc. The noise properties are dominated by the measurement system which prevented sensitivity chamterization. As shown. a large signal swing of 0.8 V to 2.6 V compatible with driving 3.3 V CMOS directly is achieved. The receiver delay when driving a 4 pF load is -1.0 nsec with -10 mW per channel power dissipation. The delay was independent of power above -10 dBm incident light. A high degree of optical noise immunity is inherent in the circuit design a i d low electrical noise is realized with the multilevel metallization used to access individual receiver chainels. Shown in Fig. 7 is the photoreceiver response to a laser being stimulated by a squarewave voltage source to yield a 200 MHz squarewave light-pulse train with -600 pW/detector area maximum intensity. The slow fall in the response is art artifact of the laser chardctenstics which exhibited an intensity characteristic decay time of 1.2 nsec; higher speed is expected with higher performaice emitter-sources. An average power of -10 mW is dissipated when driving a typical 4 pF CMOS load with large signal voltage swing. Comparable low-power dissipation per charinel has btxn demonstrdted up to 800 Mbidsec which is the limit of the emitter-source. At 800 Mbits/sec the voltage swing is slightly lower; however, it can be restored with increased VcL.
VI. CONCLINON
HBT amplifiers powered by a 3.3 V supply and is designed to interface directly with 3.3 V CMOS devicesiASICs. Vahclation of the design was completed by fabrication of 4x4 mays of photoreceivers that exhibited the ultra-low power dissipation of -10 mW/chainel when driving a 4 pF load which is a typical 3.3 V CMOS input load. Low power dissipation is key to high-density optical clata links for both thermal arxl electncal reasons; this low-power photoreceiver cai be implemented in both free-space aid guided-wave optical data links.
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A photoreceiver design for highly-parallel optical datalinks was presented. The receiver is based on InPfinGaAs Fig. 1 oprrating at the system design bit rate. The data rate h limited to 100 Mbit/sec by the CMOS devices/ASK-s that are connected directly to the photoreceivers; horizontal scale is 5 nsec/div and vertical scale is 0.5 V/div. Fig. 7 . Photoreceiver response driving a 1 pF load at equivalent bit rate of 400 Mbits/sec. The large voltage swing of 0.8 to 2.6 V which is suitable for driving 3.3 V CMOS; horimntal scale is 2.0 nsecldiv and vertical scale is 0.5 V/div. The slow decay observed in the low-state is an artifact of the laser output.
